Highly Optimized Complementary Inverters
Based on p-SnO and n-InGaZnO With High Uniformity (∼1∼100 cm 2 V −1 s −1 ) in comparison to amorphous silicon and organic semiconductors, visible light transparency, and large-area and low-temperature processability [1] , [2] . Oxide-based inverters, which are the basic building blocks in both digital and analog circuits, have been intensively studied for phase reversals, amplifications, wave shaping, etc. Up to date, most reported inverters based on oxide semiconductors were composed by two n-type oxide thin-film transistors (TFTs) [3] - [8] , due to the lack of high-performance p-type oxide TFTs. These inverters generally show a low voltage gain mainly due to their weak ability of logic pull-up. However, high voltage gain is critical for integrated circuits such as amplifiers, 6-transistor SRAM, high-order ring oscillators, etc.
Complementary inverters have advantages of low power consumption, high voltage gain, good noise immunity, and wide output voltage swing, which are crucial in real applications. Recently, complementary inverters based on n-type oxides and p-type organic [9] - [17] or carbon nanotubes [18] , [19] were fabricated. In these complementary inverters, low operation voltage (∼3 V) [9] , [12] , [14] and an extremely high voltage gain of 890 [15] have been achieved. However, stability and/or processing compatibility for large-scale integration are still big challenges. Recently, several complementary inverters based on all oxide semiconductors have been demonstrated [2] , [20] - [28] . Dindar et al. reported a complementary inverter employing n-type IGZO and p-type Cu 2 O [25] . The inverter showed a high voltage gain of 120, but the switching point voltage was far from the half value of supply voltage. Chiu et al. [24] have realized a complementary inverter based on n-type ZnO and p-type SnO with a high noise margin level, but the voltage gain is as low as 17. Overall, it is still challenging to simultaneously achieve high voltage gain, high noise margin level and satisfactory switching point voltage, which would require significant improvement of the on-off ratio, mobility, and subthreshold swing of p-type oxide TFTs. In addition, the uniformity of the reported oxide based inverters has hardly been tested in previous reports, but uniformity and reproducibility are extremely important for the large-scale integration and mass production. Furthermore, the environmental stability and bias stress stability should also be studied. Among the reported limited numbers of p-type oxide materials, SnO has been regarded as the most promising one due to its high hole mobility originated from the Sn delocalized 5s nature at the valence band maximum (VBM) [29] . By optimising the performance of p-type SnO TFTs [30] , we have recently realized complementary inverters based on n-type IGZO and p-type SnO with a high voltage gain of 112 [31] . In this letter, 0741-3106 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. we further improve the overall performance including higher voltage gain, better matching of switching pointing voltage, and higher noise margin level. More importantly, excellent uniformity reproducibility over a 1 cm × 1 cm area has been demonstrated.
II. EXPERIMENTAL
Figure 1(a) shows a schematic diagram of a complementary inverter composed of an n-type IGZO and a p-type SnO TFT. First, a 5-nm-thick Ti layer for adhesion and a 30-nm-thick Au layer as the gate electrode were deposited on a Si/SiO 2 substrate by electron-beam evaporation. A 30-nm-thick Al 2 O 3 was then deposited as the gate dielectric by atomic-layer deposition at 150°C. A p-type SnO layer with a thickness of 20 nm was deposited by radio-frequency magnetron reactive sputtering at room temperature [31] . The SnO films were annealed in the ambient air at 225°for 2 hours. A 24-nmthick n-type IGZO layer was then deposited by RF magnetron sputtering at room temperature [32] . Ti (50 nm) /Au (30 nm) were deposited as source/drain ohmic contacts by electron-beam evaporation. Finally, the sample was annealed at 150°for 1 hour in the ambient air. The electrode and channel layers were patterned by UV lithography and lift off. The Al 2 O 3 layer was patterned by UV lithography and inductively coupled plasma reactive ion etching. The electrical characteristics of TFT devices and complementary inverters were measured using a source/measure unit (Agilent B2902A) and oscilloscope (Keysight MSOX6004A) in dark at room temperature. Figures 1(b) and (c) show the transfer characteristics of the p-SnO and the n-IGZO TFTs at the drain-source voltage (V DS ) of -0.1 V and 0.1 V, respectively. The p-type TFT has an on/off current ratio of 2.6 × 10 4 , which is, to the best of our knowledge, the highest value in the reported complementary oxide-based inverters [2] , [20] - [28] , a high linear mobility of 0.7 cm 2 V −1 s −1 , and a threshold voltage (V TH ) of −4.8 V. Subthreshold swing (SS) was 1.4 V/dec, extracted from the linear portion of the log (I DS ) versus V G plot. The IGZO TFT has an on/off current ratio of 10 6 , a linear mobility of 8.2 cm 2 V −1 s −1 , a V TH of 3.9 V, and an SS of 0.48 V/dec. The better SS than what we reported before [31] is achieved by applying annealing at a higher temperature of 150°enabling a lower defect density in the channel. In addition, the TFTs show steady IV characteristics after being kept in ambient air for 4 months as shown in Figs. 1(b) and (c), indicating a high environmental stability despite having no encapsulation layer. The output curves of the SnO and IGZO TFTs indicate good Ohmic contacts between Ti and SnO and IGZO, plotted in Figs. 1(d) and (e).
III. RESULTS AND DISCUSSION
To optimize the matching between the n-and p-type TFTs, we have optimized the geometric aspect ratio, N, defined as the width-to-length ratio of SnO TFT (W/L) p divided by the width-to-length ratio of IGZO TFT (W/L) n . The results of inverters with N ranging from 6 to 9 at a supply voltage (V DD ) of 8 V are shown in Fig. 2(a) . With the increase of N, the ability of logic pull-up by the SnO TFT becomes stronger. As a result, the static voltage transfer characteristics (VTCs) of the inverters move to the higher voltage direction. The optimized value of N is 8, since the curve of N = 8 passes through the intersection point of V out = V in and V out = V DD /2. the highest gain among complementary oxide-based inverters up to date. It was calculated that the noise margin high (NM H = V OH − V IH ) was 3.55 V, which is 44% of V DD , and the noise margin low (NM L = V IL − V OL ) was 3.43 V, around 43% of V DD . The large values suggest that the inverter can withstand a high noise level, and offer a strong anti-jamming ability to avoid logic errors. This is vitally important for reliable work of large-scale integrated circuits. The inverter shows a small hysteresis with V SP at 3.98 V, an ideal value close to V DD /2, in the forward scan, and 4.46 V in the reverse scan at V DD = 8 V. Importantly, even if V DD is as low as 6 V, the inverter still maintains the V SP at V DD /2 and relatively high voltage gain of 75.
The transfer curves of eight IGZO TFTs and eight SnO TFTs randomly selected in an area of 1 cm × 1 cm under different V DS values up to 8 V are characterized as shown in Fig. 3 , demonstrating that these n-type and p-type TFTs have a high uniformity and almost constant V TH . The 12 inverters show nearly uniform VTCs, as shown in Fig. 4(a) . The results demonstrate not only robustness of the design at different channel lengths but also excellent uniformity over a large sample area. Figure 4 (c) shows that the maximum gain is 142. In Fig. 4(d) , the V SP is 4 V in average, equal to the ideal value, with extremely small standard deviation (S.D.) of 0.022 V. The transition width is 1.04 V (13% of V DD ) in average with very small S.D. of 0.024 V, indicating high noise margin level with high uniformity, as shown in Fig. 4(e) . The inverters show relatively low power consumption, and the average power is 4 µW when V in increases from 0 to 8 V to complete a logic inversion operation at V DD = 8 V. A summary of the performance of complementary inverters based on all oxide semiconductors in recent years and our work is shown in Table II , showing that most key parameters are the best among complementary inverters based on all oxide semiconductors to date.
IV. CONCLUSION In this work, complementary inverters composed of n-type IGZO TFT and p-type SnO TFT were fabricated on a Si/SiO 2 substrate via a low-temperature process which can be directly applied to flexible substrates such as polyimide. To the best of our knowledge, these inverters have achieved the highest voltage gain at the lowest supply voltage, most optimized switching point voltage at half value of supply voltage, and very high noise margin level. Importantly, these inverters exhibit excellent uniformity over a large sample area of 1 cm × 1 cm. Our results indicate that complementary technology based on all oxide semiconductors is highly competitive and has great potential in future large-scale flexible and/or transparent integrated circuits.
